Sciweavers

2700 search results - page 438 / 540
» Processor Architectures for Ontogenesis
Sort
View
DATE
2010
IEEE
113views Hardware» more  DATE 2010»
15 years 9 months ago
PM-COSYN: PE and memory co-synthesis for MPSoCs
—Multi-Processor System-on-Chips (MPSoCs) exploit task-level parallelism to achieve high computation throughput, but concurrent memory accesses from multiple PEs may cause memory...
Yi-Jung Chen, Chia-Lin Yang, Po-Han Wang
ISCA
2010
IEEE
205views Hardware» more  ISCA 2010»
15 years 9 months ago
The virtual write queue: coordinating DRAM and last-level cache policies
In computer architecture, caches have primarily been viewed as a means to hide memory latency from the CPU. Cache policies have focused on anticipating the CPU’s data needs, and...
Jeffrey Stuecheli, Dimitris Kaseridis, David Daly,...
ISCA
2010
IEEE
192views Hardware» more  ISCA 2010»
15 years 9 months ago
NoHype: virtualized cloud infrastructure without the virtualization
Cloud computing is a disruptive trend that is changing the way we use computers. The key underlying technology in cloud infrastructures is virtualization – so much so that many ...
Eric Keller, Jakub Szefer, Jennifer Rexford, Ruby ...
ISCA
2010
IEEE
219views Hardware» more  ISCA 2010»
15 years 9 months ago
Using hardware vulnerability factors to enhance AVF analysis
Fault tolerance is now a primary design constraint for all major microprocessors. One step in determining a processor’s compliance to its failure rate target is measuring the Ar...
Vilas Sridharan, David R. Kaeli
MICRO
1997
IEEE
116views Hardware» more  MICRO 1997»
15 years 8 months ago
Tuning Compiler Optimizations for Simultaneous Multithreading
Compiler optimizations are often driven by specific assumptions about the underlying architecture and implementation of the target machine. For example, when targeting shared-mem...
Jack L. Lo, Susan J. Eggers, Henry M. Levy, Sujay ...