2700 search results - page 466 / 540 » Processor Architectures for Ontogenesis |
106
click to vote
RTSS
2007
IEEE
15 years 6 months ago
2007
IEEE
In multiprocessor systems, the traffic on the bus does not solely originate from data transfers due to data dependencies between tasks, but is also affected by memory transfers a...
75
Voted
RTSS
2007
IEEE
15 years 6 months ago
2007
IEEE
In this paper, we propose to implement hybrid operating systems based on two-level hardware interrupts. To separate real-time and non-real-time hardware interrupts by hardware, we...
SBACPAD
2007
IEEE
15 years 6 months ago
2007
IEEE
Code Compression has been used to alleviate the memory requirements as well as to improve performance and/or minimize energy consumption. On the other hand, implementing security ...
SBACPAD
2007
IEEE
15 years 6 months ago
2007
IEEE
We present node level primitives for parallel exact inference on an arbitrary Bayesian network. We explore the probability representation on each node of Bayesian networks and eac...
FPL
2007
Springer
15 years 6 months ago
2007
Springer
In this paper, we propose a first step towards a time predictable computer architecture for single-chip multiprocessing (CMP). CMP is the actual trend in server and desktop syste...