Sciweavers

2700 search results - page 503 / 540
» Processor Architectures for Ontogenesis
Sort
View
PDP
2010
IEEE
15 years 4 months ago
Energy-Efficient Hardware Prefetching for CMPs Using Heterogeneous Interconnects
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
Antonio Flores, Juan L. Aragón, Manuel E. A...
CODES
1999
IEEE
15 years 4 months ago
How standards will enable hardware/software co-design
o much higher levels of abstraction than today's design practices, which are usually at the level of synthesizable RTL for custom hardware or Instruction Set Simulator (ISS) f...
Mark Genoe, Christopher K. Lennard, Joachim Kunkel...
SIGGRAPH
1999
ACM
15 years 4 months ago
The VolumePro Real-Time Ray-Casting System
This paper describes VolumePro, the world’s first single-chip realtime volume rendering system for consumer PCs. VolumePro implements ray-casting with parallel slice-by-slice p...
Hanspeter Pfister, Jan Hardenbergh, Jim Knittel, H...
ECOOP
1999
Springer
15 years 4 months ago
Object-Oriented Programming on the Network
Object-oriented programming techniques have been used with great success for some time. But the techniques of object-oriented programming have been largely confined to the single a...
Jim Waldo
HIPC
1999
Springer
15 years 4 months ago
Microcaches
We describe a radically new cache architecture and demonstrate that it offers a huge reduction in cache cost, size and power consumption whilst maintaining performance on a wide ra...
David May, Dan Page, James Irwin, Henk L. Muller