142 search results - page 18 / 29 » Processor Memory Co-Exploration on Multiple Abstraction Leve... |
69
Voted
HIPEAC
2010
Springer
14 years 11 months ago
2010
Springer
We present Offload, a programming model for offloading parts of a C++ application to run on accelerator cores in a heterogeneous multicore system. Code to be offloaded is enclosed ...
ASAP
2004
IEEE
15 years 1 months ago
2004
IEEE
We explain how modern programmable logic devices have capabilities that are well suited for them to assume a central role in the implementation of networked systems, now and in th...
IPPS
2010
IEEE
14 years 7 months ago
2010
IEEE
Abstract--The growing complexity in computer system hierarchies due to the increase in the number of cores per processor, levels of cache (some of them shared) and the number of pr...
ICS
2009
Tsinghua U.
15 years 4 months ago
2009
Tsinghua U.
The Cell BE is a multicore processor with eight vector accelerators (called SPEs) that implement explicit cache management through direct memory access engines. While the Cell has...
IPPS
1998
IEEE
15 years 1 months ago
1998
IEEE
Abstract. The nano-threads programming model was proposed to effectively integrate multiprogramming on shared-memory multiprocessors, with the exploitation of fine-grain parallelis...