Sciweavers

142 search results - page 28 / 29
» Processor Memory Co-Exploration on Multiple Abstraction Leve...
Sort
View
PLDI
2009
ACM
15 years 10 months ago
Automatic generation of library bindings using static analysis
High-level languages are growing in popularity. However, decades of C software development have produced large libraries of fast, timetested, meritorious code that are impractical...
Tristan Ravitch, Steve Jackson, Eric Aderhold, Ben...
IPPS
2006
IEEE
15 years 3 months ago
A study of the on-chip interconnection network for the IBM Cyclops64 multi-core architecture
The designs of high-performance processor architectures are moving toward the integration of a large number of multiple processing cores on a single chip. The IBM Cyclops-64 (C64)...
Yingping Zhang, Taikyeong Jeong, Fei Chen, Haiping...
RTAS
2000
IEEE
15 years 1 months ago
Evaluating Policies and Mechanisms for Supporting Embedded, Real-Time Applications with CORBA 3.0
To be an effective platform for performance-sensitive realtime systems, commercial-off-the-shelf (COTS) distributed object computing (DOC) middleware must support application qual...
Carlos O'Ryan, Douglas C. Schmidt, Fred Kuhns, Mar...
EXPERT
2007
109views more  EXPERT 2007»
14 years 9 months ago
Mexar2: AI Solves Mission Planner Problems
s planners work at a higher abstraction level while it performs low-level, often-repetitive tasks. It also helps them produce a plan rapidly, explore alternative solutions, and cho...
Amedeo Cesta, Gabriella Cortellessa, Michel Denis,...
IEEEPACT
2009
IEEE
15 years 4 months ago
Quantifying the Potential of Program Analysis Peripherals
Abstract—As programmers are asked to manage more complicated parallel machines, it is likely that they will become increasingly dependent on tools such as multi-threaded data rac...
Mohit Tiwari, Shashidhar Mysore, Timothy Sherwood