Sciweavers

378 search results - page 12 / 76
» Processor Modeling for Hardware Software Codesign
Sort
View
FPGA
2004
ACM
140views FPGA» more  FPGA 2004»
15 years 4 months ago
Using reconfigurability to achieve real-time profiling for hardware/software codesign
Embedded systems combine a processor with dedicated logic to meet design specifications at a reasonable cost. The attempt to amalgamate two distinct design environments introduces...
Lesley Shannon, Paul Chow
TSE
2010
132views more  TSE 2010»
14 years 7 months ago
ASCENT: An Algorithmic Technique for Designing Hardware and Software in Tandem
Search-based software engineering is an emerging paradigm that uses automated search algorithms to help designers iteratively find solutions to complicated design problems. For exa...
Jules White, Brian Doughtery, Douglas C. Schmidt
CODES
1997
IEEE
15 years 4 months ago
A generic multi-unit architecture for codesign methodologies
:Thispaper introduces a templatearchitecturefor codesignmethodologies.This architecture is basedon a data synchronizedcontrol schemethat is well adaptedto the implementation of num...
Guy Gogniat, Michel Auguin, Cécile Belleudy
CODES
2006
IEEE
15 years 6 months ago
Challenges in exploitation of loop parallelism in embedded applications
Embedded processors have been increasingly exploiting hardware parallelism. Vector units, multiple processors or cores, hyper-threading, special-purpose accelerators such as DSPs ...
Arun Kejariwal, Alexander V. Veidenbaum, Alexandru...
CODES
2005
IEEE
15 years 6 months ago
Enhanced code density of embedded CISC processors with echo technology
Code density is an important issue in memory constrained systems. Some RISC processor, e.g. the THUMB extension in the ARM processor, supports aggressive code size reduction even ...
Youfeng Wu, Mauricio Breternitz Jr., Herbert H. J....