378 search results - page 16 / 76 » Processor Modeling for Hardware Software Codesign |
113
click to vote
CODES
2007
IEEE
15 years 6 months ago
2007
IEEE
We address the problem of instruction selection for Multi-Output Instructions (MOIs), producing more than one result. Such inherently parallel hardware instructions are very commo...
132
Voted
CASES
2006
ACM
15 years 6 months ago
2006
ACM
Developing an optimizing compiler for a newly proposed architecture is extremely difficult when there is only a simulator of the machine available. Designing such a compiler requ...
100
Voted
ECOOP
2008
Springer
15 years 2 months ago
2008
Springer
Abstract. The paradigm shift in processor design from monolithic processors to multicore has renewed interest in programming models that facilitate parallelism. While multicores ar...
105
click to vote
HICSS
2006
IEEE
15 years 6 months ago
2006
IEEE
Hardware designers are increasingly turning to Single Chip Multi-Processors to achieve power and throughput goals. To further increase performance for a specific application the c...
106
Voted
CODES
2006
IEEE
15 years 6 months ago
2006
IEEE
Traditionally, instruction-set simulators (ISS’s) are sequential programs running on individual processors. Besides the advances of simulation techniques, ISS’s have been main...