Sciweavers

650 search results - page 116 / 130
» Profile-Driven Cache Management
Sort
View
COSIT
2003
Springer
101views GIS» more  COSIT 2003»
15 years 2 months ago
Maintaining Spatial Relations in an Incremental Diagrammatic Reasoner
Because diagrams are often created incrementally, a qualitative diagrammatic reasoning system must dynamically manage a potentially large set of spatial interpretations. This pape...
Ronald W. Ferguson, Joseph L. Bokor, Rudolph L. Ma...
SPIRE
2001
Springer
15 years 2 months ago
Speed-up of Aho-Corasick Pattern Matching Machines by Rearranging States
Thispaper describes speed-up of string pattern matchingby rearrangingstates inAho-Corasickpattern matching machine, which is a kind of afinite automaton. Werealized speed-up of st...
T. Nishimura, Shuichi Fukamachi, Takeshi Shinohara
FCCM
1999
IEEE
122views VLSI» more  FCCM 1999»
15 years 1 months ago
Safe and Protected Execution for the Morph/AMRM Reconfigurable Processor
Technology scaling of CMOS processes brings relatively faster transistors (gates) and slower interconnects (wires), making viable the addition of reconfigurability to increase per...
Andrew A. Chien, Jay H. Byun
MSS
1999
IEEE
85views Hardware» more  MSS 1999»
15 years 1 months ago
Tape Group Parity Protection
We propose a new method of ensuring the redundant storage of information on tertiary storage, especially tape storage. Conventional methods for redundant data storage on tape incl...
Theodore Johnson, Sunil Prabhakar
LCTRTS
1999
Springer
15 years 1 months ago
Effective Exploitation of a Zero Overhead Loop Buffer
A Zero Overhead Loop Buffer (ZOLB) is an architectural feature that is commonly found in DSP processors. This buffer can be viewed as a compiler managed cache that contains a sequ...
Gang-Ryung Uh, Yuhong Wang, David B. Whalley, Sanj...