Sciweavers

650 search results - page 79 / 130
» Profile-Driven Cache Management
Sort
View
MICRO
2007
IEEE
129views Hardware» more  MICRO 2007»
15 years 4 months ago
A Framework for Coarse-Grain Optimizations in the On-Chip Memory Hierarchy
Current on-chip block-centric memory hierarchies exploit access patterns at the fine-grain scale of small blocks. Several recently proposed techniques for coherence traffic reduct...
Jason Zebchuk, Elham Safi, Andreas Moshovos
ASPLOS
2008
ACM
14 years 11 months ago
Accelerating two-dimensional page walks for virtualized systems
Nested paging is a hardware solution for alleviating the software memory management overhead imposed by system virtualization. Nested paging complements existing page walk hardwar...
Ravi Bhargava, Ben Serebrin, Francesco Spadini, Sr...
DOLAP
2005
ACM
14 years 11 months ago
Parallel querying of ROLAP cubes in the presence of hierarchies
Online Analytical Processing is a powerful framework for the analysis of organizational data. OLAP is often supported by a logical structure known as a data cube, a multidimension...
Frank K. H. A. Dehne, Todd Eavis, Andrew Rau-Chapl...
BTW
2007
Springer
185views Database» more  BTW 2007»
15 years 4 months ago
Data Staging for OLAP- and OLTP-Applications on RFID Data
: The emerging trend towards seamless monitoring of all business processes via comprehensive sensor networks – in particular RFID readers – creates new data management challeng...
Stefan Krompass, Stefan Aulbach, Alfons Kemper
ECBS
2006
IEEE
211views Hardware» more  ECBS 2006»
15 years 3 months ago
Modified Pseudo LRU Replacement Algorithm
Although the LRU replacement algorithm has been widely used in cache memory management, it is wellknown for its inability to be easily implemented in hardware. Most of primary cac...
Hassan Ghasemzadeh, Sepideh Sepideh Mazrouee, Moha...