7103 search results - page 930 / 1421 » Program Generation and Components |
188
Voted
SPIN
2000
Springer
15 years 9 months ago
2000
Springer
The Temporal Rover is a specification based verification tool for applications written in C, C++, Java, Verilog and VHDL. The tool combines formal specification, using Linear-Time ...
155
click to vote
DAC
1995
ACM
15 years 9 months ago
1995
ACM
High-level synthesis (HLS) has been successfully targeted towards the digital signal processing (DSP) domain. Both application-speci c integrated circuits (ASICs) and application-...
153
click to vote
DAC
2005
ACM
15 years 8 months ago
2005
ACM
Parallelism in processor architecture and design imposes a verification challenge as the exponential growth in the number of execution combinations becomes unwieldy. In this paper...
144
click to vote
ECIS
2003
15 years 7 months ago
2003
One of the primary methods employed by researchers to judge the merits of new heuristics and algorithms is to run them on accepted benchmark test cases and comparing their perform...
184
click to vote
CEC
2010
IEEE
15 years 6 months ago
2010
IEEE
Abstract— Locality - how well neighbouring genotypes correspond to neighbouring phenotypes - has been described as a key element in Evolutionary Computation. Grammatical Evolutio...