Sciweavers

567 search results - page 102 / 114
» Program Optimization and Parallelization Using Idioms
Sort
View
GLOBECOM
2007
IEEE
15 years 4 months ago
Path Diversity in Packet Switched Networks: Performance Analysis and Rate Allocation
—Path diversity works by setting up multiple parallel connections between the end points using the topological path redundancy of the network. In this paper, Forward Error Correc...
Shervan Fashandi, Shahab Oveis Gharan, Amir K. Kha...
92
Voted
ISCA
2009
IEEE
136views Hardware» more  ISCA 2009»
15 years 4 months ago
ECMon: exposing cache events for monitoring
The advent of multicores has introduced new challenges for programmers to provide increased performance and software reliability. There has been significant interest in technique...
Vijay Nagarajan, Rajiv Gupta
NOCS
2009
IEEE
15 years 4 months ago
Silicon-photonic clos networks for global on-chip communication
Future manycore processors will require energyefficient, high-throughput on-chip networks. Siliconphotonics is a promising new interconnect technology which offers lower power, h...
Ajay Joshi, Christopher Batten, Yong-Jin Kwon, Sco...
GRID
2005
Springer
15 years 3 months ago
ASKALON: a Grid application development and computing environment
— We present the ASKALON environment whose goal is to simplify the development and execution of workflow applications on the Grid. ASKALON is centered around a set of high-level...
Thomas Fahringer, Radu Prodan, Rubing Duan, France...
ICCD
1999
IEEE
110views Hardware» more  ICCD 1999»
15 years 2 months ago
TriMedia CPU64 Architecture
We present a new VLIW core as a successor to the TriMedia TM1000. The processor is targeted for embedded use in media-processing devices like DTVs and set-top boxes. Intended as a...
Jos T. J. van Eijndhoven, Kees A. Vissers, Evert-J...