Sciweavers

852 search results - page 141 / 171
» Programmable Packet Scheduling
Sort
View
RSP
1999
IEEE
128views Control Systems» more  RSP 1999»
15 years 4 months ago
3-D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems
The advances in the programmable hardware has lead to new architectures where the hardware can be dynamically adapted to the application to gain better performance. There are stil...
Kia Bazargan, Ryan Kastner, Majid Sarrafzadeh
ICCAD
1998
IEEE
109views Hardware» more  ICCAD 1998»
15 years 4 months ago
CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems
Field programmable gate arrays (FPGAs) are commonly used in embedded systems. Although it is possible to reconfigure some FPGAs while an embedded system is operational, this featu...
Robert P. Dick, Niraj K. Jha
HPCA
1997
IEEE
15 years 3 months ago
Datapath Design for a VLIW Video Signal Processor
This paper represents a design study of the datapath for a very long instruction word (VLIW) video signal processor (VSP). VLIW architectures provide high parallelism and excellen...
Andrew Wolfe, Jason Fritts, Santanu Dutta, Edil S....
MABS
1998
Springer
15 years 3 months ago
ABCDE: Agent Based Chaotic Dynamic Emergence
This paper concerns agent based experiments in the field of negotiation and exchange simulation. A computer simulation environment is built, showing the emergence of chaotic price ...
Pietro Terna
HIPEAC
2009
Springer
15 years 3 months ago
Deriving Efficient Data Movement from Decoupled Access/Execute Specifications
Abstract. On multi-core architectures with software-managed memories, effectively orchestrating data movement is essential to performance, but is tedious and error-prone. In this p...
Lee W. Howes, Anton Lokhmotov, Alastair F. Donalds...