Sciweavers

285 search results - page 19 / 57
» Programmable and Scalable Architecture for Graphics Processi...
Sort
View
PLDI
2012
ACM
13 years 1 days ago
Adaptive input-aware compilation for graphics engines
While graphics processing units (GPUs) provide low-cost and efficient platforms for accelerating high performance computations, the tedious process of performance tuning required...
Mehrzad Samadi, Amir Hormati, Mojtaba Mehrara, Jan...
CGO
2009
IEEE
15 years 4 months ago
Software Pipelined Execution of Stream Programs on GPUs
—The StreamIt programming model has been proposed to exploit parallelism in streaming applications on general purpose multicore architectures. This model allows programmers to sp...
Abhishek Udupa, R. Govindarajan, Matthew J. Thazhu...
FCCM
2008
IEEE
212views VLSI» more  FCCM 2008»
15 years 4 months ago
Map-reduce as a Programming Model for Custom Computing Machines
The map-reduce model requires users to express their problem in terms of a map function that processes single records in a stream, and a reduce function that merges all mapped out...
Jackson H. C. Yeung, C. C. Tsang, Kuen Hung Tsoi, ...
DATE
2002
IEEE
84views Hardware» more  DATE 2002»
15 years 2 months ago
Highly Scalable Dynamically Reconfigurable Systolic Ring-Architecture for DSP Applications
Microprocessors are today getting more and more inefficient for a growing range of applications. Its principles -The Von Neumann paradigm[3]- based on the sequential execution of ...
Gilles Sassatelli, Lionel Torres, Pascal Benoit, T...
COMPSEC
2000
112views more  COMPSEC 2000»
14 years 9 months ago
Securing The Electronic Market: The KEYSTONE Public Key Infrastructure Architecture
paper, the unified, abstract KEYSTONE Public Key Infrastructure is presented.This architecture consists of a reference model, a functional architecture specification, and a set of ...
Stefanos Gritzalis, Sokratis K. Katsikas, Dimitrio...