11022 search results - page 2199 / 2205 » Programming Systems for Autonomy |
123
click to vote
IPPS
2010
IEEE
14 years 9 months ago
2010
IEEE
Abstract--The now commonplace multi-core chips have introduced, by design, a deep hierarchy of memory and cache banks within parallel computers as a tradeoff between the user frien...
MICRO
2010
IEEE
14 years 9 months ago
2010
IEEE
As the number of cores and threads in manycore compute accelerators such as Graphics Processing Units (GPU) increases, so does the importance of on-chip interconnection network des...
MICRO
2010
IEEE
14 years 9 months ago
2010
IEEE
Current trends signal an imminent crisis in the simulation of future CMPs (Chip MultiProcessors). Future micro-architectures will offer more and more thread contexts to execute pa...
106
Voted
ICCAD
2009
IEEE
14 years 9 months ago
2009
IEEE
A parallel computing approach for large-scale SPICE-accurate circuit simulation is described that is based on a new preconditioned iterative solver. The preconditioner involves the...
114
click to vote
ICDM
2009
IEEE
14 years 9 months ago
2009
IEEE
Being able to incorporate, inspect, and analyze data with newly developed technologies, diagnostics, and visualizations in an easy and flexible way has been a longstanding challen...