Sciweavers

627 search results - page 23 / 126
» Programming multi-core architectures using Data-Flow techniq...
Sort
View
ICCD
2008
IEEE
118views Hardware» more  ICCD 2008»
15 years 6 months ago
Adaptive techniques for leakage power management in L2 cache peripheral circuits
— Recent studies indicate that a considerable amount of an L2 cache leakage power is dissipated in its peripheral circuits, e.g., decoders, word-lines and I/O drivers. In additio...
Houman Homayoun, Alexander V. Veidenbaum, Jean-Luc...
TOSEM
2002
69views more  TOSEM 2002»
14 years 9 months ago
Mixin layers: an object-oriented implementation technique for refinements and collaboration-based designs
A "refinement" is a functionality addition to a software project that can affect multiple dispersed implementation entities (functions, classes, etc.). In this paper, we...
Yannis Smaragdakis, Don S. Batory
EMSOFT
2007
Springer
15 years 3 months ago
Virtual execution of AADL models via a translation into synchronous programs
Architecture description languages are used to describe both the hardware and software architecture of an application, at system-level. The basic software components are intended ...
Erwan Jahier, Nicolas Halbwachs, Pascal Raymond, X...
INFOCOM
2010
IEEE
14 years 8 months ago
Analyzing Nonblocking Switching Networks using Linear Programming (Duality)
Abstract—The main task in analyzing a switching network design (including circuit-, multirate-, and photonic-switching) is to determine the minimum number of some switching compo...
Hung Q. Ngo, Atri Rudra, Anh N. Le, Thanh-Nhan Ngu...
VLSID
2004
IEEE
91views VLSI» more  VLSID 2004»
15 years 9 months ago
Program Slicing for ATPG-Based Property Checking
This paper presents a novel technique for abstracting designs in order to increase the efficiency of formal property checking. Bounded Model Checking (BMC), using Satisfiability (...
Vivekananda M. Vedula, Whitney J. Townsend, Jacob ...