Sciweavers

627 search results - page 53 / 126
» Programming multi-core architectures using Data-Flow techniq...
Sort
View
SC
2000
ACM
15 years 6 months ago
Extending OpenMP for NUMA Machines
This paper describes extensions to OpenMP that implement data placement features needed for NUMA architectures. OpenMP is a collection of compiler directives and library routines ...
John Bircsak, Peter Craig, RaeLyn Crowell, Zarka C...
132
Voted
IFIP
2007
Springer
15 years 8 months ago
An Architecture for the Self-management of Lambda-Connections in Hybrid Networks
Hybrid networks are networks capable of switching data at multiple levels (optical and IP packet level) by means of multi-service optical switches. As a result of that, huge flows...
Tiago Fioreze, Remco van de Meent, Aiko Pras
101
Voted
ISCA
2010
IEEE
232views Hardware» more  ISCA 2010»
15 years 7 months ago
Data marshaling for multi-core architectures
Previous research has shown that Staged Execution (SE), i.e., dividing a program into segments and executing each segment at the core that has the data and/or functionality to bes...
M. Aater Suleman, Onur Mutlu, José A. Joao,...
DAC
2005
ACM
15 years 4 months ago
Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse
This paper proposes a rapid and accurate evaluation scheme for cycle counts of a pipelined processor using evaluation reuse technique. Since exploration of an optimal processor is...
Ho Young Kim, Tag Gon Kim
133
Voted
PCI
2005
Springer
15 years 8 months ago
Tuning Blocked Array Layouts to Exploit Memory Hierarchy in SMT Architectures
Cache misses form a major bottleneck for memory-intensive applications, due to the significant latency of main memory accesses. Loop tiling, in conjunction with other program tran...
Evangelia Athanasaki, Kornilios Kourtis, Nikos Ana...