Sciweavers

627 search results - page 85 / 126
» Programming multi-core architectures using Data-Flow techniq...
Sort
View
ASPLOS
1998
ACM
15 years 6 months ago
Space-Time Scheduling of Instruction-Level Parallelism on a Raw Machine
Advances in VLSI technology will enable chips with over a billion transistors within the next decade. Unfortunately, the centralized-resource architectures of modern microprocesso...
Walter Lee, Rajeev Barua, Matthew Frank, Devabhakt...
ASPLOS
1992
ACM
15 years 6 months ago
Efficient Superscalar Performance Through Boosting
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that spec...
Michael D. Smith, Mark Horowitz, Monica S. Lam
IOPADS
1997
94views more  IOPADS 1997»
15 years 3 months ago
Remote I/O Fast Access to Distant Storage
As high-speed networks make it easier to use distributed resources, it becomes increasingly common that applications and their data are not colocated. Users have traditionally add...
Ian T. Foster, David Kohr, Rakesh Krishnaiyer, Jac...
SAC
2005
ACM
15 years 8 months ago
Performance analysis framework for large software-intensive systems with a message passing paradigm
The launch of new features for mobile phones is increasing and the product life cycle symmetrically decreasing in duration as higher levels of sophistication are reached. Therefor...
Christian Del Rosso
139
Voted
LCTRTS
2010
Springer
15 years 10 days ago
Integrating safety analysis into the model-based development toolchain of automotive embedded systems
The automotive industry has a growing demand for the seamless integration of safety analysis tools into the model-based development toolchain for embedded systems. This requires t...
Matthias Biehl, De-Jiu Chen, Martin Törngren