Sciweavers

558 search results - page 90 / 112
» Programming the FlexRAM parallel intelligent memory system
Sort
View
160
Voted
SP
2010
IEEE
190views Security Privacy» more  SP 2010»
15 years 2 months ago
Noninterference through Secure Multi-execution
A program is defined to be noninterferent if its outputs cannot be influenced by inputs at a higher security level than their own. Various researchers have demonstrated how this pr...
Dominique Devriese, Frank Piessens
ASPLOS
2010
ACM
15 years 11 months ago
COMPASS: a programmable data prefetcher using idle GPU shaders
A traditional fixed-function graphics accelerator has evolved into a programmable general-purpose graphics processing unit over the last few years. These powerful computing cores...
Dong Hyuk Woo, Hsien-Hsin S. Lee
ISCA
2009
IEEE
318views Hardware» more  ISCA 2009»
15 years 11 months ago
Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessors
With the shift towards chip multiprocessors (CMPs), exploiting and managing parallelism has become a central problem in computer systems. Many issues of parallelism management boi...
Abhishek Bhattacharjee, Margaret Martonosi
IWMM
2009
Springer
152views Hardware» more  IWMM 2009»
15 years 11 months ago
A new approach to parallelising tracing algorithms
Tracing algorithms visit reachable nodes in a graph and are central to activities such as garbage collection, marshalling etc. Traditional sequential algorithms use a worklist, re...
Cosmin E. Oancea, Alan Mycroft, Stephen M. Watt
AAAI
1994
15 years 6 months ago
Hierarchical Chunking in Classifier Systems
Two standard schemes for learning in classifier systems have been proposed in the literature: the bucket brigade algorithm (BBA) and the profit sharing plan (PSP). The BBA is a lo...
Gerhard Weiß