1241 search results - page 136 / 249 » Prolog Server Pages |
129
click to vote
IEEEPACT
2006
IEEE
15 years 10 months ago
2006
IEEE
The address sequence on the processor-memory bus can reveal abundant information about the control flow of a program. This can lead to critical information leakage such as encryp...
147
Voted
IEEEPACT
2006
IEEE
15 years 10 months ago
2006
IEEE
Transactional memory is an attractive design concept for scalable multiprocessors because it offers efficient lock-free synchronization and greatly simplifies parallel software....
149
click to vote
IEEEPACT
2006
IEEE
15 years 10 months ago
2006
IEEE
This paper presents an automated performance tuning solution, which partitions a program into a number of tuning sections and finds the best combination of compiler options for e...
160
click to vote
ISESE
2006
IEEE
15 years 10 months ago
2006
IEEE
Effective testing of safety-critical real-time embedded software is difficult and expensive. Many companies are hesitant about the cost of formalized criteria-based testing and a...
130
click to vote
WSE
2006
IEEE
15 years 10 months ago
2006
IEEE
For web applications, determining how requests from a web page are routed through server components can be time-consuming and error-prone due to the complex set of rules and mecha...