Sciweavers

689 search results - page 113 / 138
» Proposal of High Level Architecture Extension
Sort
View
EUROPAR
2010
Springer
14 years 10 months ago
Multi-GPU and Multi-CPU Parallelization for Interactive Physics Simulations
Today, it is possible to associate multiple CPUs and multiple GPUs in a single shared memory architecture. Using these resources efficiently in a seamless way is a challenging issu...
Everton Hermann, Bruno Raffin, François Fau...
ISR
2006
14 years 9 months ago
How Often Should Reputation Mechanisms Update a Trader's Reputation Profile?
Reputation mechanisms have become an important component of electronic markets, helping to build trust and elicit cooperation among loosely connected and geographically dispersed ...
Chrysanthos Dellarocas
VLSISP
2008
103views more  VLSISP 2008»
14 years 8 months ago
Power Signature Watermarking of IP Cores for FPGAs
In this paper, we introduce a new method for watermarking of IP cores for FPGA architectures where the signature (watermark) is detected at the power supply pins of the FPGA. This ...
Daniel Ziener, Jürgen Teich
JUCS
2010
89views more  JUCS 2010»
14 years 8 months ago
Towards a Virtual Trusted Platform
: The advances and adoption of Trusted Computing and hardware assisted virtualisation technologies in standard PC platforms promise new approaches in building a robust virtualisati...
Martin Pirker, Ronald Toegl
DAC
2008
ACM
15 years 10 months ago
Stochastic modeling of a thermally-managed multi-core system
Achieving high performance under a peak temperature limit is a first-order concern for VLSI designers. This paper presents a new model of a thermally-managed system, where a stoch...
Hwisung Jung, Peng Rong, Massoud Pedram