Sciweavers

689 search results - page 14 / 138
» Proposal of High Level Architecture Extension
Sort
View
IWAN
2001
Springer
15 years 2 months ago
Deploying an Active Voice Application on a Three-Level Active Network Node Architecture
Active networks have been recently highlighted as a key enabling technology to obtain immense flexibility in terms of network deployment, configurability, and customized packet pro...
Georg Carle, Henning Sanneck, Sebastian Zander, Lo...
ICCD
2002
IEEE
228views Hardware» more  ICCD 2002»
15 years 6 months ago
JMA: The Java-Multithreading Architecture for Embedded Processors
Embedded processors are increasingly deployed in applications requiring high performance with good real-time characteristics whilst being low power. Parallelism has to be extracte...
Panit Watcharawitch, Simon W. Moore
49
Voted
DATE
2008
IEEE
114views Hardware» more  DATE 2008»
15 years 4 months ago
A Single-supply True Voltage Level Shifter
When a signal traverses on-chip voltage domains, a level shifter is required. Inverters can handle a high to low voltage shift with minimal leakage. For a low to high voltage leve...
Rajesh Garg, Gagandeep Mallarapu, Sunil P. Khatri
AI
2008
Springer
14 years 9 months ago
Theoretical analysis of singleton arc consistency and its extensions
Singleton arc consistency (SAC) is a consistency property that is simple to specify and is stronger than arc consistency. Algorithms have already been proposed to enforce SAC, but...
Christian Bessiere, Romuald Debruyne
ICMLA
2009
14 years 7 months ago
Learning Deep Neural Networks for High Dimensional Output Problems
State-of-the-art pattern recognition methods have difficulty dealing with problems where the dimension of the output space is large. In this article, we propose a new framework ba...
Benjamin Labbé, Romain Hérault, Cl&e...