Sciweavers

689 search results - page 85 / 138
» Proposal of High Level Architecture Extension
Sort
View
WSNA
2003
ACM
15 years 3 months ago
Information assurance in sensor networks
Sensor networks are deployed to monitor the surroundings and keep the end-user informed about the events witnessed. Different types of events have different levels of importance f...
Budhaditya Deb, Sudeept Bhatnagar, Badri Nath
HPCA
2012
IEEE
13 years 5 months ago
Improving write operations in MLC phase change memory
Phase change memory (PCM) recently has emerged as a promising technology to meet the fast growing demand for large capacity memory in modern computer systems. In particular, multi...
Lei Jiang, Bo Zhao, Youtao Zhang, Jun Yang 0002, B...
STEP
2005
IEEE
15 years 3 months ago
Tool Support for Continuous Quality Assessment
Maintenance costs make up the bulk of the total life cycle costs of a software system. Besides organizational issues such as knowledge management and turnover, the longterm mainte...
Florian Deissenboeck, Markus Pizka, Tilman Seifert
HPCA
2006
IEEE
15 years 10 months ago
An approach for implementing efficient superscalar CISC processors
An integrated, hardware / software co-designed CISC processor is proposed and analyzed. The objectives are high performance and reduced complexity. Although the x86 ISA is targete...
Shiliang Hu, Ilhyun Kim, Mikko H. Lipasti, James E...
DAC
1999
ACM
15 years 2 months ago
Cycle and Phase Accurate DSP Modeling and Integration for HW/SW Co-Verification
We present our practical experience in the modeling and integration of cycle/phase-accurate instruction set architecture (ISA) models of digital signal processors (DSPs) with othe...
Lisa M. Guerra, Joachim Fitzner, Dipankar Talukdar...