386 search results - page 72 / 78 » Providing Fine-grained Access Control for Java Programs |
133
click to vote
NOCS
2007
IEEE
15 years 8 months ago
2007
IEEE
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...
129
click to vote
MICRO
2010
IEEE
14 years 11 months ago
2010
IEEE
Abstract--Many shared-memory parallel systems use lockbased synchronization mechanisms to provide mutual exclusion or reader-writer access to memory locations. Software locks are i...
139
Voted
MICRO
2010
IEEE
15 years 4 days ago
2010
IEEE
SARC merges cache controller and network interface functions by relying on a single hardware primitive: each access checks the tag and the state of the addressed line for possible...
149
click to vote
IWAN
2000
Springer
15 years 5 months ago
2000
Springer
This paper presents the main concepts of the IST Project FAIN "Future Active IP Networks" [10], a three-year collaborative research project, whose main task is to develo...
141
click to vote
ASPLOS
2008
ACM
15 years 3 months ago
2008
ACM
Standard concurrency control mechanisms offer a trade-off: Transactional memory approaches maximize concurrency, but suffer high overheads and cost for retrying in the case of act...