Sciweavers

1630 search results - page 252 / 326
» Publish-Subscribe for High-Performance Computing
Sort
View
TPDS
2002
105views more  TPDS 2002»
14 years 9 months ago
HiPER: A Compact Narrow Channel Router with Hop-by-Hop Error Correction
Multiprocessor architectures demand efficient interprocessor communication to maximize system utilization and performance. To meet future demands, these interconnects must communic...
Phil May, Santithorn Bunchua, D. Scott Wills
NCA
2007
IEEE
14 years 9 months ago
Using evolution to improve neural network learning: pitfalls and solutions
: Autonomous neural network systems typically require fast learning and good generalization performance, and there is potentially a trade-off between the two. The use of evolutiona...
John A. Bullinaria
FGCS
2010
101views more  FGCS 2010»
14 years 8 months ago
Special section: Switched lightpaths
searchers are now invited to submit abstracts on one or more of the following topics: • Control plane mechanisms, e.g. circuit reservation • Network protocols research, e.g. DC...
P. E. L. Clarke, C. Greenwood, A. C. Davenhall
NEW2AN
2010
Springer
14 years 8 months ago
Heuristic Congestion Control for Message Deletion in Delay Tolerant Network
Delay tolerant network (DTN) challenges on large delay of communication, opportunistic and intermittent connectivity so that data can be transferred over vulnerable network. Most r...
Lertluck Leela-amornsin, Hiroshi Esaki
PVM
2010
Springer
14 years 8 months ago
Enabling Concurrent Multithreaded MPI Communication on Multicore Petascale Systems
With the ever-increasing numbers of cores per node on HPC systems, applications are increasingly using threads to exploit the shared memory within a node, combined with MPI across ...
Gábor Dózsa, Sameer Kumar, Pavan Bal...