Sciweavers

371 search results - page 72 / 75
» Pushdown Automata Simulator
Sort
View
SDL
2001
110views Hardware» more  SDL 2001»
15 years 1 months ago
Timed Extensions for SDL
In this paper we propose some extensions necessary to enable the speci cation and description language SDL to become an appropriate formalism for the design of real-time and embedd...
Marius Bozga, Susanne Graf, Laurent Mounier, Iulia...
MCU
1998
154views Hardware» more  MCU 1998»
15 years 1 months ago
A computation-universal two-dimensional 8-state triangular reversible cellular automaton
A reversible cellular automaton (RCA) is a cellular automaton (CA) whose global function is injective and every configuration has at most one predecessor. Margolus showed that the...
Katsunobu Imai, Kenichi Morita
ICC
2007
IEEE
178views Communications» more  ICC 2007»
15 years 6 months ago
Impact of Transmission Power on the Performance of UDP in Vehicular Ad Hoc Networks
—With the availability of cheap and robust wireless devices there is demand for new applications in Vehicular Ad-hoc Networks (VANET). The challenge in implementing applications ...
Behrooz Khorashadi, Andrew Chen, Dipak Ghosal, Che...
ISTCS
1992
Springer
15 years 3 months ago
Concurrent Timestamping Made Simple
Concurrent Time-stamp Systems (ctss) allow processes to temporally order concurrent events in an asynchronous shared memorysystem, a powerful tool for concurrency control, serving...
Rainer Gawlick, Nancy A. Lynch, Nir Shavit
FCCM
1997
IEEE
103views VLSI» more  FCCM 1997»
15 years 3 months ago
An FPGA architecture for DRAM-based systolic computations
We propose an FPGA chip architecture based on a conventional FPGA logic array core, in which I/O pins are clocked at a much higher rate than that of the logic array that they serv...
Norman Margolus