Sciweavers

2555 search results - page 181 / 511
» Quantifiers and Working Memory
Sort
View
GLVLSI
2003
IEEE
134views VLSI» more  GLVLSI 2003»
15 years 9 months ago
Information storage capacity of crossbar switching networks
In this work we ask the fundamental question: How many bits of information can be stored in a crossbar switching network? The answer is trivial when the switches of the network ar...
Paul-Peter Sotiriadis
ICDAR
2003
IEEE
15 years 9 months ago
Lexical Post-Processing Optimization for Handwritten Word Recognition
This paper presents a lexical post-processing optimization for handwritten word recognition. The aim of this work is to explore the combination of different lexical postprocessing...
Sabine Carbonnel, Éric Anquetil
SRDS
2003
IEEE
15 years 9 months ago
Buffer Management in Probabilistic Peer-to-Peer Communication Protocols
In multipeer communication decentralised probabilistic protocols have received a lot of attention because of their robustness against faults in the communication traffic and thei...
Boris Koldehofe
CC
2003
Springer
192views System Software» more  CC 2003»
15 years 9 months ago
Address Register Assignment for Reducing Code Size
Abstract. In DSP processors, minimizing the amount of address calculations is critical for reducing code size and improving performance since studies of programs have shown that in...
Mahmut T. Kandemir, Mary Jane Irwin, Guilin Chen, ...
DATE
2002
IEEE
82views Hardware» more  DATE 2002»
15 years 8 months ago
Dynamic Scheduling and Clustering in Symbolic Image Computation
The core computation in BDD-based symbolic synthesis and verification is forming the image and pre-image of sets of states under the transition relation characterizing the sequen...
Gianpiero Cabodi, Paolo Camurati, Stefano Quer