Sciweavers

2555 search results - page 66 / 511
» Quantifiers and Working Memory
Sort
View
DATE
2003
IEEE
145views Hardware» more  DATE 2003»
15 years 3 months ago
Optimal Reconfiguration Functions for Column or Data-bit Built-In Self-Repair
In modern SoCs, embedded memories occupy the largest part of the chip area and include an even larger amount of active devices. As memories are designed very tightly to the limits...
Michael Nicolaidis, Nadir Achouri, Slimane Boutobz...
SOSP
1997
ACM
14 years 11 months ago
Free Transactions With Rio Vista
Abstract: Transactions and recoverable memories are powerful mechanisms for handling failures and manipulating persistent data. Unfortunately, standard recoverable memories incur a...
David E. Lowell, Peter M. Chen
JPDC
2007
60views more  JPDC 2007»
14 years 10 months ago
The impact of wrong-path memory references in cache-coherent multiprocessor systems
The core of current-generation high-performance multiprocessor systems is out-of-order execution processors with aggressive branch prediction. Despite their relatively high branch...
Resit Sendag, Ayse Yilmazer, Joshua J. Yi, Augustu...
PPOPP
2010
ACM
15 years 7 months ago
Modeling transactional memory workload performance
Transactional memory promises to make parallel programming easier than with fine-grained locking, while performing just as well. This performance claim is not always borne out bec...
Donald E. Porter, Emmett Witchel
ICANN
2005
Springer
15 years 3 months ago
A Model for Hierarchical Associative Memories via Dynamically Coupled GBSB Neural Networks
Many approaches have emerged in the attempt to explain the memory process. One of which is the Theory of Neuronal Group Selection (TNGS), proposed by Edelman [1]. In the present wo...
Rogério M. Gomes, Antônio de Pá...