Sciweavers

147 search results - page 25 / 30
» Queue Machines: Hardware Compilation in Hardware
Sort
View
SIGMETRICS
1996
ACM
118views Hardware» more  SIGMETRICS 1996»
15 years 1 months ago
Integrating Performance Monitoring and Communication in Parallel Computers
A large and increasing gap exists between processor and memory speeds in scalable cache-coherent multiprocessors. To cope with this situation, programmers and compiler writers mus...
Margaret Martonosi, David Ofelt, Mark Heinrich
IEEEPACT
2007
IEEE
15 years 3 months ago
Speculative Decoupled Software Pipelining
In recent years, microprocessor manufacturers have shifted their focus from single-core to multi-core processors. To avoid burdening programmers with the responsibility of paralle...
Neil Vachharajani, Ram Rangan, Easwaran Raman, Mat...
HPCN
1998
Springer
15 years 1 months ago
PARAFLOW: A Dataflow Distributed Data-Computing System
We describe the Paraflow system for connecting heterogeneous computing services together into a flexible and efficient data-mining metacomputer. There are three levels of parallel...
Roy Williams, Bruce Sears
95
Voted
IEEEPACT
2008
IEEE
15 years 3 months ago
Feature selection and policy optimization for distributed instruction placement using reinforcement learning
Communication overheads are one of the fundamental challenges in a multiprocessor system. As the number of processors on a chip increases, communication overheads and the distribu...
Katherine E. Coons, Behnam Robatmili, Matthew E. T...
IEEEPACT
2006
IEEE
15 years 3 months ago
Fast, automatic, procedure-level performance tuning
This paper presents an automated performance tuning solution, which partitions a program into a number of tuning sections and finds the best combination of compiler options for e...
Zhelong Pan, Rudolf Eigenmann