Sciweavers

5762 search results - page 104 / 1153
» R-tree: A Hardware Implementation
Sort
View
ITCC
2005
IEEE
15 years 5 months ago
FPGA Implementations of the ICEBERG Block Cipher
— This paper presents FPGA (Field Programmable Gate Array) implementations of ICEBERG, a block cipher designed for reconfigurable hardware implementations and presented at FSE 2...
François-Xavier Standaert, Gilles Piret, Ga...
HPCA
1995
IEEE
15 years 3 months ago
Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors
In this paper we consider several hardware implementations of the general-purpose atomic primitives fetch and Φ, compare and swap, load linked, and store conditionalon large-scal...
Maged M. Michael, Michael L. Scott
ICC
2007
IEEE
114views Communications» more  ICC 2007»
15 years 6 months ago
An FPGA Implementation of Dirty Paper Precoder
—Dirty paper code (DPC) can be used in a number of communication network applications; broadcast channels, multiuser interference channels and ISI channels to name a few. We stud...
Pankaj Bhagawat, Weihuang Wang, Momin Uppal, Gwan ...
IPPS
2006
IEEE
15 years 5 months ago
Implementation of a reconfigurable hard real-time control system for mechatronic and automotive applications
Control algorithms implemented directly in hardware take advantage of parallel signal processing. Furthermore, implementing controller functionality in reconfigurable hardware fac...
Steffen Toscher, Roland Kasper, Thomas Reinemann
DATE
2003
IEEE
87views Hardware» more  DATE 2003»
15 years 5 months ago
FPGA-Based Implementation of a Serial RSA Processor
In this paper we present an hardware implementation of the RSA algorithm for public-key cryptography. The RSA algorithm consists in the computation of modular exponentials on larg...
Antonino Mazzeo, Luigi Romano, Giacinto Paolo Sagg...