Sciweavers

5762 search results - page 107 / 1153
» R-tree: A Hardware Implementation
Sort
View
ISCAS
2002
IEEE
141views Hardware» more  ISCAS 2002»
15 years 4 months ago
Power characterization of digital filters implemented on FPGA
The evaluation of power consumption in complex digital systems is a hard task that normally requires long simulation time and complicated models. In this work, we obtain power con...
Gian-Carlo Cardarilli, Andrea Del Re, Alberto Nann...
FPL
1997
Springer
123views Hardware» more  FPL 1997»
15 years 4 months ago
P4: A platform for FPGA implementation of protocol boosters
Protocol Boosters are functional elements, inserted anddeleted fromnetwork protocol stacks on an as-neededbasis. The Protocol Booster design methodology attempts to improve end-to-...
Ilija Hadzic, Jonathan M. Smith
IWMM
1992
Springer
85views Hardware» more  IWMM 1992»
15 years 4 months ago
An Implementation of an Applicative File System
A purely functional le system has been built on top of pure Scheme. It provides persistent structures and massive storage expected of le systems, without explicit side-e ects like ...
Brian C. Heck, David S. Wise
ERSA
2007
142views Hardware» more  ERSA 2007»
15 years 1 months ago
An FPGA Implementation of Reciprocal Sums for SPME
Molecular Dynamics simulations have become an interesting target for acceleration using Field-Programmable Gate Arrays (FPGA). Still to be attempted completely in FPGA hardware is...
Sam Lee, Paul Chow
FPL
2007
Springer
136views Hardware» more  FPL 2007»
15 years 6 months ago
A Load/Store Unit for a Memcpy Hardware Accelerator
Recently, a dedicated hardware accelerator was proposed that works in conjunction with caches found next to modern-day microprocessors, to speedup the commonly utilized memcpy ope...
Stamatis Vassiliadis, Filipa Duarte, Stephan Wong