5762 search results - page 44 / 1153 » R-tree: A Hardware Implementation |
SSD
1999
Springer
15 years 4 months ago
1999
Springer
We provide an evaluation of query execution plans (QEP) in the case of queries with one or two spatial joins. The QEPs assume R -tree indexed relations and use a common set of spat...
119
click to vote
CONIELECOMP
2011
IEEE
14 years 3 months ago
2011
IEEE
This work focuses on developing systems of blocks in SIMULINK and VHDL to reuse on design of applications involving the recognition of polygonal objects. Usage of this work reduce...
DSD
2010
IEEE
14 years 9 months ago
2010
IEEE
Asynchronous circuit implementations operating under strong constraints (DIMS, Direct Logic, some of NCL gates, etc.) are attractive due to: 1) regularity; 2) combined implementati...
DATE
2008
IEEE
15 years 6 months ago
2008
IEEE
ISCAS
2008
IEEE
15 years 6 months ago
2008
IEEE