Sciweavers

5762 search results - page 53 / 1153
» R-tree: A Hardware Implementation
Sort
View
JMLR
2002
117views more  JMLR 2002»
14 years 11 months ago
Learning to Construct Fast Signal Processing Implementations
A single signal processing algorithm can be represented by many mathematically equivalent formulas. However, when these formulas are implemented in code and run on real machines, ...
Bryan Singer, Manuela M. Veloso
ICST
2009
IEEE
14 years 9 months ago
Proving Functional Equivalence of Two AES Implementations Using Bounded Model Checking
Bounded model checking--as well as symbolic equivalence checking--are highly successful techniques in the hardware domain. Recently, bit-vector bounded model checkers like CBMC ha...
Hendrik Post, Carsten Sinz
TECS
2002
81views more  TECS 2002»
14 years 11 months ago
System-level exploration of association table implementations in telecom network applications
les to further raise the abstraction level of the initial specification, where dynamic data sets can be specified without low-level details. Our method is suited for hardware and s...
Chantal Ykman-Couvreur, J. Lambrecht, A. Van Der T...

Publication
117views
14 years 8 months ago
Design, Implementation, and Performance Analysis of DiscoSec–Service Pack for Securing WLANs
To improve the already tarnished reputation of WLAN security, the new IEEE 802.11i security standard provides means for an enhanced user authentication and strong data confidential...
Ivan Martinovic, Paul Pichota, Matthias Wilhelm, F...
ASAP
2006
IEEE
150views Hardware» more  ASAP 2006»
15 years 1 months ago
Architecture design of an H.264/AVC decoder for real-time FPGA implementation
This paper discusses hardware development of a realtime H.264/AVC video decoder. Synthesis results are presented for example implementations of the inverse quantization, inverse t...
Thomas Warsaw, Marcin Lukowiak