Sciweavers

5762 search results - page 82 / 1153
» R-tree: A Hardware Implementation
Sort
View
77
Voted
ISCAS
2006
IEEE
94views Hardware» more  ISCAS 2006»
16 years 2 days ago
Implementation of digital IQ imbalance compensation in OFDM WLAN receivers
Kuang-Hao Lin, Hsin-Lei Lin, Shih-Ming Wang, Rober...
ISCAS
2005
IEEE
126views Hardware» more  ISCAS 2005»
15 years 11 months ago
Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT
Chih-Chi Cheng, Chao-Tsung Huang, Po-Chih Tseng, C...
FPL
2004
Springer
106views Hardware» more  FPL 2004»
15 years 11 months ago
FiPRe: An Implementation Model to Enable Self-Reconfigurable Applications
ASIPs and reconfigurable processors are architectural choices to extend the capabilities of a given processor. ASIPs suffer from fixed hardware after design, while ASIPs and reconf...
Leandro Möller, Ney Laert Vilar Calazans, Fer...
FPGA
2010
ACM
151views FPGA» more  FPGA 2010»
15 years 11 months ago
Energy efficient sensor node implementations
Jan R. Frigo, Eric Y. Raby, Sean M. Brennan, Chris...
ISCA
1996
IEEE
133views Hardware» more  ISCA 1996»
15 years 10 months ago
Decoupled Hardware Support for Distributed Shared Memory
This paper investigates hardware support for fine-grain distributed shared memory (DSM) in networks of workstations. To reduce design time and implementation cost relative to dedi...
Steven K. Reinhardt, Robert W. Pfile, David A. Woo...