1304 search results - page 24 / 261 » RTOS Modeling for System Level Design |
107
click to vote
DATE
2010
IEEE
15 years 6 months ago
2010
IEEE
-- Starting Electronic System Level (ESL) design flows with executable High-Level Models (HLMs) has the potential to sustainably improve productivity. However, writing good HLMs fo...
114
click to vote
ISSTA
2004
ACM
15 years 7 months ago
2004
ACM
Two operations commute if executing them serially in either order results in the same change of state. In a system in which commands may be issued simultaneously by different use...
109
click to vote
DATE
2006
IEEE
15 years 8 months ago
2006
IEEE
We present a modular and scalable approach for automatically extracting actual performance information from a set of FPGA-based architecture topologies. This information is used d...
124
click to vote
DAC
2007
ACM
16 years 2 months ago
2007
ACM
An effective method for focusing optimization effort on the most important parts of a design is to examine those elements on the critical path. Traditionally, the critical path is...
121
click to vote
DATE
2004
IEEE
15 years 5 months ago
2004
IEEE
In this paper we analyse some methodological concerns that have to be faced in a design flow which contains automatic synthesis phases from high-level, system descriptions. In par...