Sciweavers

1518 search results - page 154 / 304
» Rapid Embedded Hardware Software System Generation
Sort
View
132
Voted
DAC
2009
ACM
16 years 5 months ago
Context-sensitive timing analysis of Esterel programs
Traditionally, synchronous languages, such as Esterel, have been compiled into hardware, where timing analysis is relatively easy. When compiled into software ? e.g., into sequent...
Lei Ju, Bach Khoa Huynh, Samarjit Chakraborty, Abh...
CIDR
2007
208views Algorithms» more  CIDR 2007»
15 years 5 months ago
Impliance: A Next Generation Information Management Appliance
Though database technology has been remarkably successful in building a large market and adapting to the changes of the last three decades, its impact on the broader market of inf...
Bishwaranjan Bhattacharjee, Joseph S. Glider, Rich...
125
Voted
ICSE
2003
IEEE-ACM
16 years 4 months ago
Requirements Discovery during the Testing of Safety-Critical Software
This paper describes the role of requirements discovery during the testing of a safety-critical software system. Analysis of problem reports generated by the integration and syste...
Robyn R. Lutz, Ines Carmen Mikulski
POPL
2009
ACM
16 years 4 months ago
Modular code generation from synchronous block diagrams: modularity vs. code size
We study modular, automatic code generation from hierarchical block diagrams with synchronous semantics. Such diagrams are the fundamental model behind widespread tools in the emb...
Roberto Lublinerman, Christian Szegedy, Stavros Tr...
CGO
2010
IEEE
15 years 10 months ago
Integrated instruction selection and register allocation for compact code generation exploiting freeform mixing of 16- and 32-bi
For memory constrained embedded systems code size is at least as important as performance. One way of increasing code density is to exploit compact instruction formats, e.g. ARM T...
Tobias J. K. Edler von Koch, Igor Böhm, Bj&ou...