Sciweavers

470 search results - page 87 / 94
» Reading a Neural Code
Sort
View
ISCA
2007
IEEE
198views Hardware» more  ISCA 2007»
15 years 6 months ago
Making the fast case common and the uncommon case simple in unbounded transactional memory
Hardware transactional memory has great potential to simplify the creation of correct and efficient multithreaded programs, allowing programmers to exploit more effectively the s...
Colin Blundell, Joe Devietti, E. Christopher Lewis...
ISCA
2007
IEEE
149views Hardware» more  ISCA 2007»
15 years 6 months ago
An effective hybrid transactional memory system with strong isolation guarantees
We propose signature-accelerated transactional memory (SigTM), a hybrid TM system that reduces the overhead of software transactions. SigTM uses hardware signatures to track the r...
Chi Cao Minh, Martin Trautmann, JaeWoong Chung, Au...
SP
2007
IEEE
135views Security Privacy» more  SP 2007»
15 years 6 months ago
Exploring Multiple Execution Paths for Malware Analysis
Malicious code (or malware) is defined as software that fulfills the deliberately harmful intent of an attacker. Malware analysis is the process of determining the behavior and ...
Andreas Moser, Christopher Krügel, Engin Kird...
WECWIS
2007
IEEE
172views ECommerce» more  WECWIS 2007»
15 years 6 months ago
An Analysis Tool for Execution of BPEL Services
Business Process Execution Language (BPEL) is an XML-based language for specifying services. There have been numerous recent research and development efforts in both statically an...
Ariane Gravel, Xiang Fu, Jianwen Su
PLDI
2006
ACM
15 years 5 months ago
Optimizing memory transactions
Atomic blocks allow programmers to delimit sections of code as ‘atomic’, leaving the language’s implementation to enforce atomicity. Existing work has shown how to implement...
Timothy L. Harris, Mark Plesko, Avraham Shinnar, D...