6666 search results - page 115 / 1334 » Reconfigurable Computing for High Performance Networking App... |
ISCAS
2006
IEEE
15 years 4 months ago
2006
IEEE
In this paper, we propose a cost-effective reconfigurable accelerator for the platform-based system-on-a-chip (SoC) design. Based on the proposed design methodology, the reconfigu...
ICPPW
2005
IEEE
15 years 3 months ago
2005
IEEE
We study the performance of high-speed interconnects using a set of communication micro-benchmarks. The goal is to identify certain limiting factors and bottlenecks with these int...
101
click to vote
FCCM
2011
IEEE
14 years 1 months ago
2011
IEEE
Abstract—Ballooning traffic volumes and increasing linkspeeds require ever high compute power to perform complex real-time processing of network packets. FPGAs have already been...
DAC
2000
ACM
15 years 11 months ago
2000
ACM
In this paper we describe a new hardware/software partitioning approach for embedded reconfigurable architectures consisting of a general-purpose processor (CPU), a dynamically re...
DSD
2009
IEEE
15 years 4 months ago
2009
IEEE
Multicore and manycore processors are the new wave of computing, offering high performance by using large numbers of simple processors. In this paper, we describe the implementati...