Sciweavers

740 search results - page 85 / 148
» Recursive layout generation
Sort
View
104
Voted
VMV
2007
113views Visualization» more  VMV 2007»
15 years 1 months ago
Internal Labels as Shape Cues for Medical Illustration
In this paper we describe an interactive labeling algorithm, which allows to integrate internal 3D labels into medical visualizations generated from volumetric data sets. The prop...
Timo Ropinski, Jörg-Stefan Praßni, Jan ...
94
Voted
EOR
2006
91views more  EOR 2006»
15 years 17 days ago
Solving Irregular Strip Packing problems by hybridising simulated annealing and linear programming
In this paper a hybrid algorithm to solve Irregular Strip Packing problems is presented. The metaheuristic simulated annealing is used to guide the search over the solution space ...
A. Miguel Gomes, José F. Oliveira
TCAD
1998
95views more  TCAD 1998»
15 years 6 days ago
High-precision interconnect analysis
— Integrated circuits have evolved to a stage where interconnections significantly limit their performance and functional complexity. We introduce a set of tools to perform high...
Rui Martins, Wolfgang Pyka, Rainer Sabelka, Siegfr...
109
Voted
TVLSI
2002
93views more  TVLSI 2002»
15 years 5 days ago
Simultaneous switching noise in on-chip CMOS power distribution networks
Simultaneous switching noise (SSN) has become an important issue in the design of the internal on-chip power distribution networks in current very large scale integration/ultra lar...
Kevin T. Tang, Eby G. Friedman
ESSCIRC
2011
93views more  ESSCIRC 2011»
14 years 9 days ago
12% Power reduction by within-functional-block fine-grained adaptive dual supply voltage control in logic circuits with 42 volta
— Within-functional-block fine-grained adaptive dual supply voltage control (FADVC) is proposed to reduce the power of CMOS logic circuits. Both process and design variations wi...
Atsushi Muramatsu, Tadashi Yasufuku, Masahiro Nomu...