Sciweavers

133 search results - page 15 / 27
» Reduced Complexity Attacks on the Alternating Step Generator
Sort
View
99
Voted
ISCAS
2007
IEEE
129views Hardware» more  ISCAS 2007»
15 years 6 months ago
ECC Processor with Low Die Size for RFID Applications
Abstract— This paper presents the design of a special purpose processor with Elliptic Curve Digital Signature Algorithm (ECDSA) functionality. This digital signature generation d...
Franz Fürbass, Johannes Wolkerstorfer
85
Voted
LCN
2006
IEEE
15 years 6 months ago
Flexible Flow Aggregation for Adaptive Network Monitoring
Network monitoring is a major building block for many domains in communication networks. Besides typical accounting mechanisms and the emerging area of charging in next generation...
Falko Dressler, Gerhard Münz
97
Voted
CN
2007
91views more  CN 2007»
15 years 12 days ago
Improving the quality of alerts and predicting intruder's next goal with Hidden Colored Petri-Net
Intrusion detection systems (IDS) often provide poor quality alerts, which are insufficient to support rapid identification of ongoing attacks or predict an intruder’s next lik...
Dong Yu, Deborah A. Frincke
CVIU
2011
14 years 4 months ago
Graph-based quadratic optimization: A fast evolutionary approach
Quadratic optimization lies at the very heart of many structural pattern recognition and computer vision problems, such as graph matching, object recognition, image segmentation, ...
Samuel Rota Bulò, Marcello Pelillo, Immanue...
90
Voted
IISWC
2008
IEEE
15 years 6 months ago
Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis
The design and evaluation of microprocessor architectures is a difficult and time-consuming task. Although small, handcoded microbenchmarks can be used to accelerate performance e...
Clay Hughes, Tao Li