11 search results - page 1 / 3 » Reducing Branch Misprediction Penalty via Selective Branch R... |
85
Voted
HPCA
2004
IEEE
16 years 2 hour ago
2004
IEEE
Branch misprediction penalty consists of two components: the time wasted on mis-speculative execution until the mispredicted branch is resolved and the time to restart the pipelin...
77
Voted
HIPEAC
2007
Springer
15 years 5 months ago
2007
Springer
103
click to vote
IPPS
2005
IEEE
15 years 5 months ago
2005
IEEE
Current processors exploit out-of-order execution and branch prediction to improve instruction level parallelism. When a branch prediction is wrong, processors flush the pipeline ...
85
Voted
MICRO
1999
IEEE
15 years 3 months ago
1999
IEEE
Branch mispredictions are a major obstacle to exploiting instruction-level parallelism, at least in part because all instructions after a mispredicted branch are squashed. However...
98
Voted
APCSAC
2006
IEEE
15 years 5 months ago
2006
IEEE
This paper describes a new on-demand wakeup prediction policy for instruction cache leakage control that achieves better leakage savings than prior policies, and avoids the perform...