88 search results - page 13 / 18 » Reducing energy and delay using efficient victim caches |
101
click to vote
ASPLOS
2010
ACM
15 years 22 days ago
2010
ACM
Power consumption and DRAM latencies are serious concerns in modern chip-multiprocessor (CMP or multi-core) based compute systems. The management of the DRAM row buffer can signif...
DSN
2004
IEEE
15 years 1 months ago
2004
IEEE
In this paper we present a data dissemination protocol for efficiently distributing data through a sensor network in the face of node and link failures. Our work is motivated by t...
EURONGI
2008
Springer
14 years 11 months ago
2008
Springer
The guaranteed delivery of critical data is an essential requirement in most Wireless Sensor Network (WSN) applications. The paucity of energy, communication, processing and storag...
TCAD
2002
14 years 9 months ago
2002
In this paper, an instruction-level energy model is proposed for the data-path of very long instruction word (VLIW) pipelined processors that can be used to provide accurate power ...
ISCA
2005
IEEE
15 years 3 months ago
2005
IEEE
Runahead execution is a technique that improves processor performance by pre-executing the running application instead of stalling the processor when a long-latency cache miss occ...