Sciweavers

2635 search results - page 297 / 527
» Refactoring Process Models in Large Process Repositories
Sort
View
148
Voted
ASAP
2008
IEEE
167views Hardware» more  ASAP 2008»
15 years 9 months ago
Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms
Process technology has reduced in size such that it is possible to implement complete applicationspecific architectures as Systems-on-Chip (SoCs) using both Application-Specific I...
David Dickin, Lesley Shannon
IPPS
2008
IEEE
15 years 9 months ago
DC-SIMD : Dynamic communication for SIMD processors
SIMD (single instruction multiple data)-type processors have been found very efficient in image processing applications, because their repetitive structure is able to exploit the...
Raymond Frijns, Hamed Fatemi, Bart Mesman, Henk Co...
110
Voted
ICDE
2007
IEEE
135views Database» more  ICDE 2007»
15 years 9 months ago
Cost-Aware Skyline Queries in Structured Overlays
Recently, systems providing access to extremely large data collections, managed in a distributed manner, gain emerging attention. A promising approach to implement the physical la...
Marcel Karnstedt, Jessica Müller, Kai-Uwe Sat...
MEMOCODE
2007
IEEE
15 years 9 months ago
Scheduling as Rule Composition
Bluespec is a high-level hardware description language used for architectural exploration, hardware modeling and synthesis of semiconductor chips. In Bluespec, one views hardware ...
Nirav Dave, Arvind, Michael Pellauer
115
Voted
INFOCOM
2005
IEEE
15 years 9 months ago
Monotone percolation and the topology control of wireless networks
— This paper addresses the topology control problem for large wireless networks that are modelled by an infinite point process on a two-dimensional plane. Topology control is th...
Anxiao Jiang, Jehoshua Bruck