Sciweavers

199 search results - page 17 / 40
» Register pointer architecture for efficient embedded process...
Sort
View
VLDB
1990
ACM
91views Database» more  VLDB 1990»
15 years 3 months ago
An Incremental Join Attachment for Starburst
ABSTRACT - In this paperwe describe the design, implementation, and performance of an incremental join facility that has been added as an extension to the Starburst extensible DBMS...
Michael J. Carey, Eugene J. Shekita, George Lapis,...
DAC
2007
ACM
16 years 25 days ago
A System For Coarse Grained Memory Protection In Tiny Embedded Processors
Many embedded systems contain resource constrained microcontrollers where applications, operating system components and device drivers reside within a single address space with no...
Ram Kumar, Akhilesh Singhania, Andrew Castner, Edd...
FPL
2006
Springer
147views Hardware» more  FPL 2006»
15 years 3 months ago
Efficient Automated Synthesis, Programing, and Implementation of Multi-Processor Platforms on FPGA Chips
Emerging embedded System-on-Chip (SoC) platforms are increasingly becoming multiprocessor architectures. The advances in the FPGA chip technology make the implementation of such a...
Hristo Nikolov, Todor Stefanov, Ed F. Deprettere
ASAP
2000
IEEE
90views Hardware» more  ASAP 2000»
15 years 4 months ago
Subword Permutation Instructions for Two-Dimensional Multimedia Processing in MicroSIMD Architectures
MicroSIMD architectures incorporating subword parallelism are very efficient for application-specific media processors as well as for fast multimedia information processing in gen...
Ruby B. Lee
IEEEPACT
2002
IEEE
15 years 4 months ago
Optimizing Loop Performance for Clustered VLIW Architectures
Modern embedded systems often require high degrees of instruction-level parallelism (ILP) within strict constraints on power consumption and chip cost. Unfortunately, a high-perfo...
Yi Qian, Steve Carr, Philip H. Sweany