Sciweavers

199 search results - page 22 / 40
» Register pointer architecture for efficient embedded process...
Sort
View
ISCAS
1999
IEEE
113views Hardware» more  ISCAS 1999»
15 years 4 months ago
Energy efficient software through dynamic voltage scheduling
The energy usage of computer systems is becoming important, especially for portablebattery-operated applications and embedded systems. A significant reduction in the energy consum...
Gangadhar Konduri, James Goodman, Anantha Chandrak...
EUROPAR
2010
Springer
15 years 29 days ago
Optimized Dense Matrix Multiplication on a Many-Core Architecture
Abstract. Traditional parallel programming methodologies for improving performance assume cache-based parallel systems. However, new architectures, like the IBM Cyclops-64 (C64), b...
Elkin Garcia, Ioannis E. Venetis, Rishi Khan, Guan...
DAC
2004
ACM
16 years 25 days ago
Energy characterization of filesystems for diskless embedded systems
The need for low-power, small factor secondary storage device has led to the widespread use of flash memory in embedded systems. The energy consumption of processor and flash base...
Siddharth Choudhuri, Rabi N. Mahapatra
MICRO
2005
IEEE
170views Hardware» more  MICRO 2005»
15 years 5 months ago
The TM3270 Media-Processor
We present the TM3270 media-processor, the latest TriMedia VLIW processor, tuned to address the performance demands of standard definition video processing, combined with embedded...
Jan-Willem van de Waerdt, Stamatis Vassiliadis, Sa...
ICCAD
2006
IEEE
131views Hardware» more  ICCAD 2006»
15 years 8 months ago
High-level synthesis challenges and solutions for a dynamically reconfigurable processor
A dynamically reconfigurable processor (DRP) is designed to achieve high area efficiency by switching reconfigurable data paths dynamically. Our DRP architecture has a stand alone...
Takao Toi, Noritsugu Nakamura, Yoshinosuke Kato, T...