Sciweavers

199 search results - page 39 / 40
» Register pointer architecture for efficient embedded process...
Sort
View
NOCS
2007
IEEE
15 years 6 months ago
The Power of Priority: NoC Based Distributed Cache Coherency
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...
Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginos...
DAC
2006
ACM
16 years 24 days ago
Extending the lifetime of fuel cell based hybrid systems
Fuel cells are clean power sources that have much higher energy densities and lifetimes compared to batteries. However, fuel cells have limited load following capabilities and can...
Jianli Zhuo, Chaitali Chakrabarti, Naehyuck Chang,...
JSA
2008
94views more  JSA 2008»
14 years 11 months ago
Energy reduction through crosstalk avoidance coding in networks on chip
Commercial designs are currently integrating from 10 to 100 embedded processors in a single system on chip (SoC) and the number is likely to increase significantly in the near fut...
Partha Pratim Pande, Amlan Ganguly, Haibo Zhu, Cri...
BIRTHDAY
2003
Springer
15 years 5 months ago
Spatial Data Management for Virtual Product Development
Abstract: In the automotive and aerospace industry, millions of technical documents are generated during the development of complex engineering products. Particularly, the universa...
Hans-Peter Kriegel, Martin Pfeifle, Marco Pöt...
VLSISP
2011
358views Database» more  VLSISP 2011»
14 years 6 months ago
Accelerating Machine-Learning Algorithms on FPGAs using Pattern-Based Decomposition
Machine-learning algorithms are employed in a wide variety of applications to extract useful information from data sets, and many are known to suffer from superlinear increases in ...
Karthik Nagarajan, Brian Holland, Alan D. George, ...