Sciweavers

199 search results - page 6 / 40
» Register pointer architecture for efficient embedded process...
Sort
View
GECCO
2004
Springer
148views Optimization» more  GECCO 2004»
15 years 5 months ago
A Multi-objective Approach to Configuring Embedded System Architectures
Portable embedded systems are being driven by consumer demands to be thermally efficient, perform faster, and have longer battery life. To design such a system, various hardware un...
James Northern III, Michael A. Shanblatt
TVLSI
2002
102views more  TVLSI 2002»
14 years 11 months ago
Low-power data forwarding for VLIW embedded architectures
In this paper, we propose a low-power approach to the design of embedded very long instruction word (VLIW) processor architectures based on the forwarding (or bypassing) hardware, ...
Mariagiovanna Sami, Donatella Sciuto, Cristina Sil...
CSE
2009
IEEE
15 years 28 days ago
Efficient Translation of Algorithmic Kernels on Large-Scale Multi-cores
In this paper we present the design of a novel embedded processor architecture (which we call a
Amit Pande, Joseph Zambreno
ISSS
1996
IEEE
103views Hardware» more  ISSS 1996»
15 years 4 months ago
Instruction Set Design and Optimizations for Address Computation in DSP Architectures
In this paper we investigate the problem of code generation for address computation for DSP processors. This work is divided into four parts. First, we propose a branch instructio...
Guido Araujo, Ashok Sudarsanam, Sharad Malik
CAL
2008
14 years 12 months ago
Hierarchical Instruction Register Organization
This paper analyzes a range of architectures for efficient delivery of VLIW instructions for embedded media kernels. The analysis takes an efficient Filter Cache as a baseline and ...
David Black-Schaffer, James D. Balfour, William J....