Sciweavers

407 search results - page 10 / 82
» Register-Sensitive Software Pipelining
Sort
View
IOLTS
2007
IEEE
110views Hardware» more  IOLTS 2007»
15 years 5 months ago
An Elliptic Curve Cryptosystem Design Based on FPGA Pipeline Folding
In this paper we present an efficient design technique for implementing the Elliptic Curve Cryptographic (ECC) Scheme in FPGAs. Our technique is based on a novel and efficient i...
Osama Al-Khaleel, Christos A. Papachristou, Franci...
DATE
2007
IEEE
139views Hardware» more  DATE 2007»
15 years 5 months ago
Efficient high-performance ASIC implementation of JPEG-LS encoder
- This paper introduces an innovative design which implements a high-performance JPEG-LS encoder. The encoding process follows the principles of the JPEG-LS lossless mode. The prop...
Markos Papadonikolakis, Vasilleios Pantazis, Athan...
CGF
1999
113views more  CGF 1999»
14 years 10 months ago
An Efficient and Flexible Perception Pipeline for Autonomous Agents
Agents in virtual environments require a combination of perception and action to behave in an autonomous way. We extend a software architecture for the management of actions blend...
Christophe Bordeux, Ronan Boulic, Daniel Thalmann
ASAP
2000
IEEE
102views Hardware» more  ASAP 2000»
15 years 2 months ago
A Theory for Software-Hardware Co-Scheduling for ASIPs and Embedded Processors
Exploiting instruction-level parallelism (ILP) is extremely important for achieving high performance in application specific instruction set processors (ASIPs) and embedded proces...
Ramaswamy Govindarajan, Erik R. Altman, Guang R. G...
CASES
2009
ACM
14 years 9 months ago
Mapping stream programs onto heterogeneous multiprocessor systems
This paper presents a partitioning and allocation algorithm for an iterative stream compiler, targeting heterogeneous multiprocessors with constrained distributed memory and any c...
Paul M. Carpenter, Alex Ramírez, Eduard Ayg...