Sciweavers

407 search results - page 26 / 82
» Register-Sensitive Software Pipelining
Sort
View
DAC
1992
ACM
15 years 6 months ago
High Level Synthesis of Pipelined Instruction Set Processors and Back-End Compilers
Designing instruction set processors and constructing their compilers are mutually dependent tasks. Piper is a high level synthesis tool of ADAS which controls the hardware-softwa...
Ing-Jer Huang, Alvin M. Despain
LCPC
1999
Springer
15 years 6 months ago
Language Support for Pipelining Wavefront Computations
Wavefront computations, characterized by a data dependent flow of computation across a data space, are receiving increasing attention as an important class of parallel computation...
Bradford L. Chamberlain, E. Christopher Lewis, Law...
LCTRTS
1998
Springer
15 years 6 months ago
A Design Environment for Counterflow Pipeline Synthesis
The Counterflow Pipeline (CFP) organization may be a good target for synthesis of application-specific microprocessors for embedded systems because it has a regular and simple str...
Bruce R. Childers, Jack W. Davidson
ICSE
2008
IEEE-ACM
16 years 2 months ago
Design and implementation of the software architecture for a 3-D reconstruction system in medical imaging
The design and implementation of the reconstruction system in medical X-ray imaging is a challenging issue due to its immense computational demands. In order to ensure an efficien...
Holger Scherl, Stefan Hoppe, Markus Kowarschik, Jo...
ISCA
2006
IEEE
154views Hardware» more  ISCA 2006»
15 years 8 months ago
SODA: A Low-power Architecture For Software Radio
The physical layer of most wireless protocols is traditionally implemented in custom hardware to satisfy the heavy computational requirements while keeping power consumption to a ...
Yuan Lin, Hyunseok Lee, Mark Woh, Yoav Harel, Scot...