Sciweavers

407 search results - page 51 / 82
» Register-Sensitive Software Pipelining
Sort
View
CIKM
2003
Springer
15 years 7 months ago
HyperThesis: the gRNA spell on the curse of bioinformatics applications integration
In this paper, we describe a graphical workflow management system called HyperThesis to address the challenges of integrating bioinformatics applications. HyperThesis is an integ...
Sourav S. Bhowmick, Vivek Vedagiri, Amey V. Laud
FPL
2003
Springer
95views Hardware» more  FPL 2003»
15 years 7 months ago
A Model for Hardware Realization of Kernel Loops
Abstract. Hardware realization of kernel loops holds the promise of accelerating the overall application performance and is therefore an important part of the synthesis process. In...
Jirong Liao, Weng-Fai Wong, Tulika Mitra
DATE
2010
IEEE
156views Hardware» more  DATE 2010»
15 years 7 months ago
Domain specific architecture for next generation wireless communication
—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communicati...
Botao Zhang, Hengzhu Liu, Heng Zhao, Fangzheng Mo,...
DATE
2010
IEEE
182views Hardware» more  DATE 2010»
15 years 7 months ago
DAGS: Distribution agnostic sequential Monte Carlo scheme for task execution time estimation
This paper addresses the problem of stochastic task execution time estimation agnostic to the process distributions. The proposed method is orthogonal to the application structure ...
Nabeel Iqbal, M. A. Siddique, Jörg Henkel
IPPS
2002
IEEE
15 years 7 months ago
Variable Partitioning and Scheduling of Multiple Memory Architectures for DSP
Multiple memory module architecture enjoys higher memory access bandwidth and thus higher performance. Two key problems in gaining high performance in this kind of architecture ar...
Qingfeng Zhuge, Bin Xiao, Edwin Hsing-Mean Sha