Sciweavers

407 search results - page 68 / 82
» Register-Sensitive Software Pipelining
Sort
View
FPL
2008
Springer
120views Hardware» more  FPL 2008»
15 years 3 months ago
An FPGA-based implementation of the MINRES algorithm
Due to continuous improvements in the resources available on FPGAs, it is becoming increasingly possible to accelerate floating point algorithms. The solution of a system of linea...
David Boland, George A. Constantinides
VIP
2001
15 years 3 months ago
High-speed Parameterisable Hough Transform Using Reconfigurable Hardware
Recent developments in reconfigurable hardware technologies have offered high-density high-speed devices with the ability for custom computing whilst maintaining the flexibility o...
Dixon D. S. Deng, Hossam A. ElGindy
CG
2005
Springer
15 years 1 months ago
Multimedia integration into the blue-c API
In this article, we present the blue-c application programming interface (API) and discuss some of its performance characteristics. The blue-c API is a software toolkit for media-...
Martin Näf, Oliver G. Staadt, Markus H. Gross
LCTRTS
2000
Springer
15 years 5 months ago
Approximation of Worst-Case Execution Time for Preemptive Multitasking Systems
The control system of many complex mechatronic products requires for each task the Worst Case Execution Time (WCET), which is needed for the scheduler's admission tests and su...
Matteo Corti, Roberto Brega, Thomas R. Gross
CASES
2007
ACM
15 years 5 months ago
A backtracking instruction scheduler using predicate-based code hoisting to fill delay slots
Delayed branching is a technique to alleviate branch hazards without expensive hardware branch prediction mechanisms. For VLIW processors with deep pipelines and many issue slots,...
Tom Vander Aa, Bingfeng Mei, Bjorn De Sutter